Find Asic digital Jobs in Leixlip, Ke

ASIC Digital Design, Staff Engineer
Synopsys —Dublin, County Dublin
- Master's degree
- Analysis skills
- Bachelor's degree
8d
ASIC Digital Design, Architect
Synopsys —Dublin, County Dublin
- Analysis skills
- Communication skills
8d
ASIC Digital Design, Sr Engineer
Synopsys —Dublin, County Dublin
- Master's degree
- Bachelor's degree
- No degree
8d
ASIC Digital Design, Principal Engineer
Synopsys —Dublin, County Dublin
- Computer Science
- Engineering
- Bachelor's degree
8d
ASIC Digital Design, Sr Staff Engineer
Synopsys —Dublin, County Dublin
- Master's degree
- Bachelor's degree
Sr Deep Learning Hardware Engineer
Intel —Leixlip, County Kildare
- €76,900–€142,100 a year
- Full-time
- Computer Science
- Engineering
- C++
1d
ASIC Design/Verification, Architect
Synopsys —Dublin, County Dublin
- Analysis skills
- Communication skills
FPGA Engineer
Innalabs —DUBLIN 15, County Dublin
- €60,000–€80,000 a year
- Full-time
- System design
- English
- Master's degree
- Free parking
- Annual leave
Quick apply
12d
ASIC Digital Verification Architect
Synopsys —Dublin, County Dublin
- Leadership
- Communication skills
Project Engineering Management, Sr Staff Engineer
Synopsys —Dublin, County Dublin
- Microsoft Excel
- Engineering
- Master's degree
8d

More jobs to discover

Find similar jobs that you might be interested in.

ASIC Digital Design, Architect
Synopsys —Dublin, County Dublin
Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field. Your recruiter will provide more details about the…
8d
Senior Architect
Nua Healthcare —Naas, County Kildare
As a Senior Architect, you will take ownership of projects from initial feasibility and concept design through planning, detailed design, construction and final…
€70,000–€90,000 a year
Quick apply
11d

I want to receive the latest job alerts for asic digital in leixlip, ke

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

asic digital jobs near leixlip, ke

Digital Designer jobs in Dublin, County Dublin

Project Manager jobs in Dublin, County Dublin

Creative Designer jobs in Dublin, County Dublin

Digital Designer jobs in Cork, County Cork

Instrumentation Engineer jobs in Dublin, County Dublin

Fpga Engineer jobs in Dublin, County Dublin

Digital, Marketing jobs in Dundalk, County Louth

Digital Content Assistant jobs in Dublin, County Dublin

Digital Designer jobs in Galway, County Galway

Digital Realty jobs in County Dublin

Fashion Designer jobs in Dublin, County Dublin

Digital Marketing, Internship jobs in Dublin, County Dublin

Deep Learning Engineer jobs in Dublin, County Dublin

Power Engineer jobs in Dublin, County Dublin

Manufacturing Engineer jobs in Cork, County Cork

Cloud Support Engineer jobs in Dublin, County Dublin

Process Engineer jobs in County Dublin

Digital Sales jobs in Dublin, County Dublin

Digital Intern, Diageo jobs in Dublin, County Dublin

Visa Sponsorship, Network Engineer jobs in Dublin, County Dublin

ASIC Digital Design, Staff Engineer

Synopsys -
Dublin, County Dublin

Apply Now

Job details

8 days ago

Qualifications

Master's degree
Analysis skills
Bachelor's degree
Computer Engineering
AI
Communication skills
Debugging

Full job description

We Are:

At Synopsys, we drive the innovations that shape how we live and connect. Our technology is central to the Era of Pervasive Intelligence — from self-driving cars to learning machines — and we lead in chip design, verification, and IP integration that power high-performance silicon and software.

Within our HPC Controller IP organization, the mid-end team is the bridge between RTL design and physical implementation. We build the flows, automation, and quality checks that synthesize, verify, package, and release complex soft IP at scale — and we hand physical-design teams inputs that are clean, constrained, and implementation-ready.

You Are:

A motivated mid-end engineer with a solid grasp of ASIC design and verification flows, and genuine enthusiasm for automation, flow robustness, and using AI to raise engineering productivity, debug speed, and quality of results. You partner naturally with RTL designers to understand design intent, turn their outputs into physical-design-ready inputs, and collaborate across verification, DFT, physical design, methodology, and tooling teams. You communicate clearly, take ownership, and let data guide your decisions.

What You’ll Be Doing:

Develop, run, and support mid-end flows spanning synthesis, DFT, static checking (SpyGlass), formal equivalence, power analysis, and related quality gates.
Convert RTL outputs into clean, constrained, implementation-ready inputs for physical design.
Build and maintainTcl-based automation, dashboards, and project infrastructure — and apply AI to accelerate the work (e.g., triaging flow logs, summarizingQoRtrends, drafting and refactoring scripts).
Debug flow failures end to end:analyzereports, isolate root cause, and drive issues to closure with design, verification, DFT, and implementation teams.
Improve documentation, handoff criteria, and reusable collateral so execution stays consistent across IP programs.

The Impact You Will Have:

Higher-quality RTL-to-physical-designhandoffs and lower implementation risk.
Faster, more scalable execution through stronger automation and AI-enabled analysis.
Synthesis, DFT, static, formal, and power issues caught earlier in the cycle.
Tighter collaboration across the RTL-to-implementation chain.
Robust, implementation-ready soft IP shipped with clear constraints, checks, and release collateral.

What You’ll Need(Core):

Working knowledge of ASIC design, verification, and mid-end development flows, typically gained through 5+ years of relevant experience or equivalent project work.
Hands-on synthesis experience, with the ability toanalyzeand resolve synthesis issues.
StrongTclscripting skills and a practical, automation-first mindset.
Familiarity with at least two of: DFT concepts, static checking (SpyGlassor equivalent), formal equivalence (e.g., Formality), or power analysis — and willingness to grow across the rest.
Ability to use AI tools effectively to accelerate debugging, summarize results, and improve scripts and flows.
Strong analytical, problem-solving, communication, and documentation skills.
BS/MS in Electrical/Computer Engineering or equivalent experience.

Nice to have :

Experience across the full mid-end set: DFT,SpyGlass, Formality, and power analysis.
IP development methodologies, IP packaging, or reusable IP delivery / release collateral.
Hands-on with Synopsys tools such as Fusion Compiler and VCSpyGlass.

Who You Are:

Proactive, curious, and adaptable.
Collaborative and ethical.
Flow-oriented, AI-aware, and quality focused.
Resilient and resultsoriented.

The Team You’ll Be A Part Of:

You’ll work with a high-impact High-Performance-Compute team focused on delivering complex IP to the marketplace. You will collaborate across RTL design, verification, DFT, physical design, methodology, and project infrastructure teams to improve mid-end readiness and enable predictable downstream implementation.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Your recruiter will provide more details about salary and benefits during the hiring process.

Apply Now

Refine Your Search

asic digital jobs in leixlip, ke

ASIC Digital Design, Staff Engineer

ASIC Digital Design, Architect

ASIC Digital Design, Sr Engineer

ASIC Digital Design, Principal Engineer

ASIC Digital Design, Sr Staff Engineer

Sr Deep Learning Hardware Engineer

ASIC Design/Verification, Architect

FPGA Engineer

ASIC Digital Verification Architect

Project Engineering Management, Sr Staff Engineer

More jobs to discover

I want to receive the latest job alerts for asic digital in leixlip, ke

Explore jobs in more locations

Jobseeker tools

Employer Tools

Browse

Stay Connected