Find Infrastructure verification engineer Jobs in Leixlip, Ke

EDA flow and Logic Synthesis Engineer (Senior Engineer)
Synopsys —Dublin, County Dublin
- Master's degree
- Bachelor's degree
- No degree
9d
Senior SDK Hardware Simulator Engineer
Innatera Nanosystems —Dublin, County Dublin
- Full-time
- Hybrid work
- Computer Science
- Master's degree
- C++
Quick apply
Architect
TestReach —Dublin, County Dublin
- Azure
- Computer Science
- DevOps
ASIC Digital Design, Sr Engineer
Synopsys —Dublin, County Dublin
- Master's degree
- Bachelor's degree
- No degree
6d
Senior NPU SDK Engineer
Innatera Nanosystems —Dublin, County Dublin
- Full-time
- Hybrid work
- Computer Science
- Master's degree
- C++
Quick apply
ASIC Digital Design, Staff Engineer
Synopsys —Dublin, County Dublin
- Master's degree
- Analysis skills
- Bachelor's degree
6d
EDA flow and Logic Synthesis Engineer (Staff Engineer)
Synopsys —Dublin, County Dublin
- Master's degree
- Analysis skills
- Bachelor's degree
9d
Field Operations Lead
Indra Group UK & Ireland —Dublin, County Dublin
- Weekend availability
- Hybrid work
- Microsoft Office
- Analysis skills
- Recruiting
Quick apply
10d
AI & Intelligent Automation Consultant (Retail Banking)
NTT Ltd —Dublin, County Dublin
- Hybrid work
- Mentoring
- AI
- Leadership
Senior Authorised Person
Mercury Engineering —Blanchardstown, County Dublin
- Full-time
- Supervising experience
- No degree
- IT
VacancyTitle: Senior Hydraulic Modeller - Wastewater
Nicholas O'Dwyer —Dublin, County Dublin
- Full-time
- Hybrid work
- Project management
- Bachelor's degree
- Business
- Annual leave
- Employee assistance program
Principal Software Engineer
Global-e —Dublin, County Dublin
- Full-time
- AWS
- No degree
- Agile
Quick apply
Senior Software Engineer - Logistics
Global-e —Dublin, County Dublin
- Full-time
- AWS
- No degree
- Agile
Quick apply
Software Engineering Team Lead
M-KOPA —Dublin, County Dublin
- Full-time
- Remote
- Azure
- AWS
- Mentoring
2d
Associate Director - Roads, Public Transport, & Greenways
AECOM —Dublin, County Dublin
- Full-time
- Hybrid work
- Project management
- Mentoring
- Contracts

Related jobs to explore

Based on your search for infrastructure verification engineer

Lead Principal Engineer Formal Verification (f/m/div)
Infineon Technologies AG —Dublin, County Dublin
A broad experience applying formal verification across multiple domains, including the verification of algorithms, protocols, and design blocks, its use in SoC…
Assistant Engineer 2024
Kildare County Council —Naas, County Kildare
(iii) Hold a masters degree (level 9 on the National Framework of Qualifications) in Engineering attained after completing an integrated masters level programme…

I want to receive the latest job alerts for infrastructure verification engineer in leixlip, ke

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

infrastructure verification engineer jobs near leixlip, ke

Senior Engineer jobs in Dublin, County Dublin

Software Engineer jobs in Dublin, County Dublin

Senior Software Engineer jobs in Dublin, County Dublin

Digital Designer jobs in Dublin, County Dublin

Architect jobs in Dublin, County Dublin

Operations Lead jobs in Dublin, County Dublin

Quality Team Lead jobs in Dublin, County Dublin

Community Intervention Team jobs in Glasnevin, County Dublin

Team Leader jobs in Cork, County Cork

Team Leader Restaurant jobs in Dublin, County Dublin

It Team Leader jobs in Dublin, County Dublin

Field Service Engineer jobs in County Dublin

Senior Executive jobs in Dublin, County Dublin

Site Engineer jobs in County Dublin

Senior Engineer jobs in Limerick, County Limerick

Senior Engineer jobs in County Mayo

Junior Data Engineer jobs in Dublin, County Dublin

Software Engineer jobs in County Dublin

Software Engineer jobs in Nuig, County Galway

Software Engineer jobs in Citywest, County Dublin

EDA flow and Logic Synthesis Engineer (Senior Engineer)

Synopsys -
Dublin, County Dublin

Apply Now

Job details

9 days ago

Qualifications

Master's degree
Bachelor's degree
Computer Engineering
Scripting
AI
Communication skills
Debugging

Full job description

Date posted 06/29/2026

Category Engineering Hire Type Employee Job ID 17918 Remote Eligible No Date Posted 06/29/2026

We Are:

At Synopsys, we drive the innovations that shape how we live and connect. Our technology is central to the Era of Pervasive Intelligence — from self-driving cars to learning machines — and we lead in chip design, verification, and IP integration that power high-performance silicon and software.

Within our HPC Controller IP organization, the mid-end team is the bridge between RTL design and physical implementation. We build the flows, automation, and quality checks that synthesize, verify, package, and release complex soft IP at scale — and we hand physical-design teams inputs that are clean, constrained, and implementation-ready.

You Are:

A motivated mid-end engineer with a solid grasp of ASIC design and verification flows, and genuine enthusiasm for automation, flow robustness, and using AI to raise engineering productivity, debug speed, and quality of results. You partner naturally with RTL designers to understand design intent, turn their outputs into physical-design-ready inputs, and collaborate across verification, DFT, physical design, methodology, and tooling teams. You communicate clearly, take ownership, and let data guide your decisions.

What You’ll Be Doing:

Develop, run, and support mid-end flows spanning synthesis, DFT, static checking (SpyGlass), formal equivalence, power analysis, and related quality gates.
Convert RTL outputs into clean, constrained, implementation-ready inputs for physical design.
AI to accelerate the work (e.g., triaging flow logs, summarizing QoR trends, drafting and refactoring scripts).
Debug flow failures end to end: analyze reports, isolate root cause, and drive issues to closure with design, verification, DFT, and implementation teams.
Improve documentation, handoff criteria, and reusable collateral so execution stays consistent across IP programs.

The Impact You Will Have:

Higher-quality RTL-to-physical-design handoffs and lower implementation risk.
Faster, more scalable execution through stronger automation and AI-enabled analysis.
Synthesis, DFT, static, formal, and power issues caught earlier in the cycle.
Tighter collaboration across the RTL-to-implementation chain.
Robust, implementation-ready soft IP shipped with clear constraints, checks, and release collateral.

What You’ll Need(Core):

Working knowledge of ASIC design, verification, and mid-end development flows, typically gained through 2+ years of relevant experience or equivalent project work.
Hands-on synthesis experience, with the ability to analyze and resolve synthesis issues.
Good Tcl scripting skills and a practical, automation-first mindset.
Familiarity with some of the following: DFT concepts, static checking (SpyGlass or equivalent), formal equivalence (e.g., Formality), or power analysis — and willingness to grow across the rest.
Ability to use AI tools effectively to accelerate debugging, summarize results, and improve scripts and flows.
Good analytical, problem-solving, communication, and documentation skills.
BS/MS in Electrical/Computer Engineering or equivalent experience.

Nice to have :

Some experience across the full mid-end set: DFT, SpyGlass, Formality, and power analysis.
IP development methodologies, IP packaging, or reusable IP delivery / release collateral.
Hands-on with Synopsys tools such as Fusion Compiler and VC SpyGlass.

Who You Are:

Proactive, curious, and adaptable.
Collaborative and ethical.
Flow-oriented, AI-aware, and quality focused.
Resilient and results oriented.

The Team You’ll Be A Part Of:

You’ll work with a high-impact High-Performance-Compute team focused on delivering complex IP to the marketplace. You will collaborate across RTL design, verification, DFT, physical design, methodology, and project infrastructure teams to improve mid-end readiness and enable predictable downstream implementation.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Your recruiter will provide more details about salary and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Apply Now

Refine Your Search

infrastructure verification engineer jobs in leixlip, ke

EDA flow and Logic Synthesis Engineer (Senior Engineer)

Senior SDK Hardware Simulator Engineer

Architect

ASIC Digital Design, Sr Engineer

Senior NPU SDK Engineer

ASIC Digital Design, Staff Engineer

EDA flow and Logic Synthesis Engineer (Staff Engineer)

Field Operations Lead

AI & Intelligent Automation Consultant (Retail Banking)

Senior Authorised Person

VacancyTitle: Senior Hydraulic Modeller - Wastewater

Principal Software Engineer

Senior Software Engineer - Logistics

Software Engineering Team Lead

Associate Director - Roads, Public Transport, & Greenways

Related jobs to explore

I want to receive the latest job alerts for infrastructure verification engineer in leixlip, ke

Related Searches

Explore jobs in more locations

Category Engineering Hire Type Employee Job ID 17918 Remote Eligible No Date Posted 06/29/2026

Jobseeker tools

Employer Tools

Browse

Stay Connected